Acceler8 Talent has recently partnered with a leading startup specializing in next-generation interconnect technologies designed for the future of HPC and AI applications....
Read More
Acceler8 Talent has recently partnered with a leading startup specializing in next-generation interconnect technologies designed...
Read More
Location: Austin, TX or Sunnyvale, CA Qualification/Experience/Skills Required: 10+ years industry experience, BS EE. Hands-on tape-out experience performing timing and...
Read More
Location: Austin, TX or Sunnyvale, CA Qualification/Experience/Skills Required: 10+ years industry experience, BS EE. Hands-on...
Read More
RTL ASIC Design Engineers with 8 to 15+ years of experience. No of Openings: 2 Sunnyvale, CA Job Description: 8+ years of Exp with Logic design /micro-architecture / RTL...
Read More
RTL ASIC Design Engineers with 8 to 15+ years of experience. No of Openings: 2 Sunnyvale, CA Job Description: 8+ years of Exp with...
Read More
Come aboard a pioneering hardware startup in Silicon Valley as a ASIC Design Engineer. The company mission is to revolutionize silicon by crafting Risc-V based computing...
Read More
Come aboard a pioneering hardware startup in Silicon Valley as a ASIC Design Engineer. The company mission is to revolutionize...
Read More
Acceler8 Talent has recently partnered with a leading startup specializing in next-generation interconnect technologies designed for the future of HPC and AI applications....
Read More
Acceler8 Talent has recently partnered with a leading startup specializing in next-generation interconnect technologies designed...
Read More
Principal Application Engineer responsible for providing pre-sales and post-sales technical support for the Digital Implementation and Signoff tools. Will work closely...
Read More
Principal Application Engineer responsible for providing pre-sales and post-sales technical support for the Digital Implementation...
Read More
Senior ASIC Design Engineer - GenAI Are you interested in joining one of the fastest growing GenAI start ups in the world? The company have recently secured a huge amount...
Read More
Senior ASIC Design Engineer - GenAI Are you interested in joining one of the fastest growing GenAI start ups in the world? The...
Read More
Title: Design Verification Engineer Location: San Jose, CA, Austin, TX, Phoenix, AZ Duration: 12 Months. Pay Rate: $75 to $80/hr Job Description: Testbench development -...
Read More
Title: Design Verification Engineer Location: San Jose, CA, Austin, TX, Phoenix, AZ Duration: 12 Months. Pay Rate: $75 to $80/hr...
Read More
We are seeking a highly skilled Silicon Verification Engineer to join our team. The ideal candidate will be responsible for writing Silicon verification tests, running and...
Read More
We are seeking a highly skilled Silicon Verification Engineer to join our team. The ideal candidate will be responsible for writing...
Read More
Detailed Job Description Flexible on years of experience. Minimum 3 years with the right experience. Degree in CS related field. Electrical engineering, computer...
Read More
Detailed Job Description Flexible on years of experience. Minimum 3 years with the right experience. Degree in CS related field....
Read More
We are seeking a Design Verification Engineer with below skills. Total 10 years of experience in UVM based verification. System Verilog assertions experience. Familiarity...
Read More
We are seeking a Design Verification Engineer with below skills. Total 10 years of experience in UVM based verification. System...
Read More
We are looking for Sr. ASIC Design Engineer to join our rapidly growing ASIC design team focused on high performance data center infrastructure ASIC design and SOC...
Read More
We are looking for Sr. ASIC Design Engineer to join our rapidly growing ASIC design team focused on high performance data center...
Read More
Prodapt ASIC services (formerly Innovative Logic) is the leading provider of SoC ASIC/FPGA and Embedded Software services. Our business model is to offer our services...
Read More
Prodapt ASIC services (formerly Innovative Logic) is the leading provider of SoC ASIC/FPGA and Embedded Software services. Our...
Read More
Qualifications:MS or higher degree in EE, CS or related fields,Experience requirements:Entry level positions: 0-2 years of experienceSenior and above level positions: a...
Read More
Qualifications:MS or higher degree in EE, CS or related fields,Experience requirements:Entry level positions: 0-2 years of...
Read More
A $100m+ VC backed RISC-V scale up are looking for multiple Verification Engineers as they continue to accelerate their growth this year! They are at 400 people worldwide...
Read More
A $100m+ VC backed RISC-V scale up are looking for multiple Verification Engineers as they continue to accelerate their growth this...
Read More
Life at Capgemini Capgemini supports all aspects of your well-being throughout the changing stages of your life and career. For eligible employees, we offer: Flexible work...
Read More
Life at Capgemini Capgemini supports all aspects of your well-being throughout the changing stages of your life and career. For...
Read More
Who we are: At UST, we help the world s best organizations grow and succeed through transformation. Bringing together the right talent, tools, and ideas, we work with our...
Read More
Who we are: At UST, we help the world s best organizations grow and succeed through transformation. Bringing together the right...
Read More
Job Description Will be working as a member of a cross-geographic pre-silicon verification team to verify a next-generation AI engine. Will be working with the design, and...
Read More
Job Description Will be working as a member of a cross-geographic pre-silicon verification team to verify a next-generation AI...
Read More
Physical Design STA Engineer Location:- San Jose, CA (Hybrid Schedule) Duration:- 6 Months Pay rate:- $80 - $120/hr W2. Responsibilities of Physical Design STA Engineer...
Read More
Physical Design STA Engineer Location:- San Jose, CA (Hybrid Schedule) Duration:- 6 Months Pay rate:- $80 - $120/hr W2....
Read More
Architect block and full-chip verification environments using HVLs and constrained random techniques for SOCs with embedded CPUs and mixed signal interfaces. Requires UVM,...
Read More
Architect block and full-chip verification environments using HVLs and constrained random techniques for SOCs with embedded CPUs...
Read More